International Journal of Computers and Informatics (IJCI)
Vol. (5), No. (11)
IJCI
November 2026
المجلة الدولية للحاسبات والمعلوماتية
الإصدار (5)، العدد (11)

AI-Driven Analysis of Quadruple-Node-Upset Self-Recovery Latches (LQNTL)

Fazal Shah
PHD in Artificial Intelligence, School of Artificial Intelligence, Anhui University of Science and Technology, Huainan, China
Fazalshah87@gmail.com

Maryam Tariq
Masters in Computer Science and Engineering, School of Computer Science and Engineering, Anhui University of Science and Technology, Huainan, China
Maryamtariq6226@gmail.com

Sahar Ali
PHD in Artificial Intelligence, School of Artificial Intelligence, Anhui University of Science and Technology, Huainan, China
saharali99981@gmail.com

Abdulaziz Hani Aldali
Masters in Artificial Intelligence, School of Artificial Intelligence Anhui University of Science and Technology, Huainan, China
azizaldali001@gmail.com

Abstract

In particular, Single Event Upsets and Multiple Bit Upsets created by radiation lead to severe problems for mission critical computing systems such as aerospace, nuclear, as well as safety critical embedded processors. Although QNU remains the most severe error, TMR Latches [3], ECC Latches [4], and DICE [1] are no longer viable because while remaining low power consuming, they incur significant delay overhead to inject QNU. In this paper, the Quadruple Node Upset Self Recovery Latch (LQNTL) is proposed, a fault tolerant latch that employs multi feedback redundancy with machine learning based optimization aimed at soft error resilience improvement.

The methodology is evaluated in terms of the fault recovery efficiency through simulation using HSPICE and transistor level, and fault injection using MC; and using AI models based on LSTM, SVM and Random Forests networks. In the second category, Maskov Models are used to probabilistically model transitions between fault state and Reinforcement Learning (RL) algorithms are employed to choose the best self-recovery mechanism through RL in order to make transitions between fault states adaptively in real time.

Simulation shows that LQNTL is superior at PVT variations to conventional latches and has 95% recovery success, a much reduced Mean time to Recovery (MTTR) (~10–15ns vs. 20–30ns in

conventional latches), and a much safer and more robust latch using state-of-the art processes. LQNTL consumes a factor of 10–20 % more power than LQNTL but has superior fault tolerance and capability to determine errors a la deterministic. This thesis contributes to a thorough literature review of previous fault tolerant latch implementation, the gaps in the current design and the future direction for fault tolerant latch design using AI driven optimizations for next generation of radiation hardened computing architecture. The results indicate that LQNTL could constitute a foundation for future fault tolerant microprocessors, FPGAs and memory architectures in such environments of extreme demand, low power and self-recovery. Adaptive power management, neuromorphic inspired fault prediction, as well as extensions for quantum error correction of latch reliability are all considered for future work.

Keywords: Fault-tolerant latch, Quadruple-Node-Upset (QNU), Single Event Upset (SEU), Machine Learning, Reinforcement Learning, Soft Error Resilience, HSPICE Simulation, Monte Carlo Fault Injection, Markov Model, Power-Delay Trade off, Process-Voltage-Temperature (PVT) Variations, AI-Driven Fault Correction, Self-Recovery Mechanism, Low-Power Design, Radiation-Hardened Computing.

Introduction

The LQNTL (Latch with Quadruple Node Upset Tolerance and Self Recovery) is a radiation tolerant latch fabricated to be fault tolerant in this aerospace, nuclear, space applications. Traditional latches encounter difficulties in recovering from multiple nodes upsets, especially when affected by radiation induced soft errors, which have also been a concern in FPGA-based systems utilized in mission-critical search and rescue operations [7]. In order to address this issue, LQNTL has developed a sophisticate multi-feedback redundancy mechanism that allows it to autonomously recover from quadruple node upset (QNU) event to preserve data integrity and robustness [1].

The architecture of LQNTL is based on a redundant storage and feedback system which generates four interconnected storage nodes. Unlike conventional latch which shows error by a single feedback loop, the LQNTL distributes data across multiple nodes and reduces the probability of the same logical state getting corrupted by simultaneous errors. This is coupled with a majority voting logic that monitors the stored states in a continuous mode, checking if any of the stored states are inconsistent, overwriting such erroneous values with the correct majority state from the rest of the nodes in the system. It is powered by an automated detection and correction process that carries an automated self-recovery mechanism. If an SEU (Single Event Upset) or MBU (Multiple Bit Upset) occurs, then there is inconsistency of stored voltages across nodes of LQNTL and the LQNTL begins with a feedback driven correction cycle to resolve the problems. By taking advantage of this self-healing approach, the latch is able enable itself to selfheal within a few clock cycles, increasing its resilience to transient faults [2].

LQNTL's robustness the redundancy goes beyond the strictly redundant levels; it also has a dynamic feedback mechanism which is adaptive and self-reinforcing. By the way they work, the feedback

loops also prevent transient errors from ending up as permanent failures in situations where multiple nodes simultaneously trip. The latch continuously re-compares its internal state and strengthens the correct data until stability is recovered. The first is this unique self-recovery feature, so LQNTL is a very promising ladder replacement for high reliability applications where traditional latches can no longer maintain state integrity under extreme environmental conditions [5].

AI-Driven Analysis Framework

A machine learning driven framework with structural and machine learning variations is used to comprehensively evaluate the fault recovery efficiency of LQNTL compared with a standard latch. Reduction by Artificial Intelligence (AI) integration to Fault Analysis incorporates fault recovery prediction based on data, optimization of fault tolerant mechanism and understanding of the process's variation. Fault Recovery is modelled, and different Machine learning models have been proposed to classify the outcome of fault recovery or predict its success [26]. A Random Forest classifier [26] is employed to determine the successful recovery of a latch using extensive Monte Carlo fault injection data. Under such key parameters as fault location, timing characteristics, voltage fluctuations, and fabrication process variations and within some constrains, the same methodology can be used to enhance either functional or marketing margins. Feature importances were examined to guide the model towards identifying which these are the most important factors that will contribute to the recovery performance of the latch and hence optimizing its design. However, the Support Vector Machine (SVM) model effectively segregates successful from failed recoveries [26]. While the correlations between the covariance of faults and the recovery trends are not linear, it is unclear whether we have much or any of the complicated dynamics of nonlinear correlations of the relationships of faults and the recovery trends, which clearly can explain the trends of the recovery. For correcting the sequential fault state transition, such Deep Learning models as the Long Short term Memory (LSTM) networks are used to predict predictors of long term stability. LSTM networks are introduced to predict the probability of latch failure, a technique that draws parallels from deep learning prediction methods successfully applied in complex biomedical scenarios, such as predicting the onset of severe medical conditions [24]. And that on top of the point that full connected neural networks are applicable also for high dimensional fault feature set to contribute more depth wise what fault behaves in something else.

In addition to supervised learning models, LQNTL is modelled by a Markov Chain based probabilistic model of the fault state transitions. Working out a Markov model of predicting the possible states of the latch once it comes to error state from stable state is given to define the likelihood of a latch coming back to a stable state. In statistical analysis of Mean Time to Recovery (MTTR), probability of self-recovery due to radiation induced soft errors, the transition probabilities are derived from large scale simulations. Moreover, RL is used for further automating the self-recovery process. A Proximal Policy Optimization (PPO) algorithm is trained in this approach to solve the optima recovery problem with different process variations for an AI agent. As a result, the agent is learning to set the maximum number of key parameters in the feedback loop so as to have maximum probability of successful

recovery (this includes feedback loop level of activation, adaptive vote threshold and refresh rate tuning). Consequently, the RL model is then trained on tens of thousands of simulated fault scenarios so that LQNTL's self-healing mechanism is itself autonomously refined by the RL model. In this light, the RL framework is applied to figure out the reward function that maximizes some more desirable performance metrics such as faster recovery, lower power consumption, and lower error propagation latency, which are attractive in terms of the optimizer for extreme case of latch performance. The overall simulation framework employed in this study is depicted in Fig. 1.




Figure (1): Flow

Simulation Setup:

Due to the complexity of LQNTL, the system of analysis required for the simulation of fault tolerance and performance of LQNTL is at the fusion of circuit level modelling and machine learning driven fault analysis. It is splatted into several phases, transistor level circuit simulation, Monte Carlo fault injection with AI based predictive modelling of the resilience against quadruple node upsets (QNU), to gain a better understanding of it. Each phase of the latch subsystem captures different aspects of the latch's behaviour at high radiation and under PVT variations. HSPICE, a common transistor level simulation tool in company practice, is carried out to simulate transistor level. For LQNTL design, the 45nm and 7nm FinFET technology nodes are used to implement the model of modern semiconductor behaviour. The evaluation considers supply voltage from 0.8V to 1.2V as well as a 1GHz clock frequency to assess the latch's operation under power and performance trade-offs. Overall, the parameters described here are used to assess the robustness of the LQNTL in terms of variations in fabrication (at transistor level, e.g., device Pd, and subthreshold swing (SS) and Euros) as well as environmental conditions, such as voltage drops, temperature changes, and the manufacturing defects affecting transistor characteristics.

To understand how LQNTL behaves under a real-world radiation induced faults is implemented with the Monte Carlo based fault injection. In addition, this method also inserts faults in storage nodes at random, with fault type per status updated per storage node instance to approximate of single event upsets (SEUs) and multiple bits upsets (MBUs) that may be caused due to energetic particle strike in the radiation prone environments. Using a Monte Carlo method achieving high diversity and variation in fault location, severity, and timing, fault scenarios are generated. Similar diversified fault detection methods leveraging machine learning have proven effective in unrelated fields, such as civil infrastructure inspection [10]. For each such iteration, the faults are injected at random storage nodes and the internal state of the latch is changed so we can analyse how it responds. Recorded as the outcome are: Mean Time to Recovery (MTTR), Soft error rate (SER), and the probability of successful correction of errors. Thousands of times, LQNTL's fault recovery efficiency is compared to a classical latch, and they form a statistically significant dataset. In the second step, the machine learning models are trained from the fault injection dataset for prediction and optimization of fault recovery efficiency. Several strategies based on AI-driven approaches to analyse and model LQNTL's self-recovery behaviour are applied, leveraging advanced machine learning techniques similar to those previously applied in semantic and contextual analyses during disaster management [8]. We train random forest classifiers to predict success of a recovery, given fault severity, location and timing. Support Vector Machines (SVMs) is used to analyse complex decision boundaries in the fault space and deep neural networks (DNNs) like LSTM network helps to get insight into how the fault propagations are sequential and get corrected in the latch. For designers to dynamically optimize the latch's structure and feedback mechanisms while deducing the most powerful influences on fault recovery, the AI models are also used to deduce.

In addition, the use of a Hidden Markov Model (HMM) is used to probabilistically model the fault state transitions, as well as supervised learning. The LQNTL can be acted as a state machine with S0 ≤ … ≤ S4 ≤ S5 indicating from increased node upset severity, S0 is the LQNTL under the state of stability and S5 is the permanent failure state. The transition probabilities between these states are based on the Monte Carlo data and the expected recovery time has been calculated under different fault conditions. It leads to deeper knowledge of the fault propagation in the latch and the chances for self-recovery of the latch based on the operational conditions. RL is employed in optimizing self-recovery mechanisms in order to improve further the fault tolerant capability of LQNTL. As an RL model, we formulate the problem as a decision-making problem: an AI agent learns to preliminary and dynamically adjust the feedback activation timing, refresh rates and the adaptive voting thresholds for optimizing the recovery probability while minimizing the power and delay overhead. RL agent is trained by interacting with the simulation environment and continually tuning the latch's operational strategy and continuous improvement of the PPO algorithm. Secondly, the AI model learns over time what is the most efficient recovery strategy given the fault condition and process variation is.

After allowing for the AI driven analysis, a comparison power delay trade off analysis is made then. Even though LQNTL increases power consumption by order of the multi-feedback redundancy, reliability is increased, and error recovery is made fast. Power delay product (PDP) is a critical performance metric for power overhead versus fault resilience, and it is computed, and trade-off is done. An advantage of self-recovery mechanisms is that they affect the power delay characteristics of LQNTL vs. conventional latches while the faults are present in the environment. After completing all the steps of the simulation, results are statistically validated and visualized. The recovery success rates, MTTR distributions and power consumption histograms is plotted to make a clear comparison between LQNTL and traditional latches. Scatter plots of power consumption with recovery time reveal an energy efficiency vs fault tolerance trade off at an energy consumption vs recovery time practical limit for the latch. These detailed analyses demonstrate that LQNTL has good resilience with an 10-12 ns mean recovery time in over 95% cases, versus roughly 60% with conventional latches in 25-30 ns mean recovery time. The distribution of recovery times under fault injection conditions is presented in Fig. 2.




Figure (2): Histogram of Recovery Time

The simulation framework presents a complete evaluation method which applies transistor-level circuit modelling to AI-based fault investigation for future radiation-proof computing system architecture designs. A combination of multiple fields allows LQNTL to optimize itself for critical applications such as space exploration and nuclear systems and embedded processors in safety-sensitive applications.

Literature Review

The driving force for development of fault tolerant latch designs is the strong need for radiation hardened computing architecture in aerospace, military, and critical safety systems. Since of their success in low error world, traditional latches are unable to tolerate high energy particle strikes, with single event upset (SEU) and multiple bits upset (MBU). Over the last two decades, effort has been expended in enhancing resilience via use of triple modular redundancy (TMR), feedback correction circuits, and error detecting latches. Power consumption is high, recovery times are slow and the performance is unreliable for multiple node upset, however. With the multiplex redundancy and AI driven optimization, the quadruple node upset self-recovery latches (LQNTL) bring in a significant advancement that can be introduced. Most hardened latch error correcting proposals contain redundant storage nodes. Latch designs emphasizing radiation mechanisms and promising self-recovery features were introduced by Li et al. [14]; however, their effectiveness under quadruple-node-upset conditions remains limited. Early implementations, such as Dual Interlocked Storage Cell (DICE) [1], provided improved SEU resilience but failed under multi-bit upsets [2, 3]. The TMR approach [3, 16], commonly used in aerospace applications, employs three parallel latches and a majority voter circuit to determine the correct state. While effective, TMR triples the area and power

consumption, making it impractical for power-constrained environments such as satellites and embedded systems. Other approaches, such as Error Correction Code (ECC)-based latches [4, 9], implemented Hamming-based error detection and Self-Correcting Flip-Flops, but added significant delay overhead to system performance. Recently, cost-optimized latches with complete quadruple-node-upset tolerance through algorithm-based verification methods were also proposed [6].

Previous Implementations and Identified Gaps:

The progression of radiation-hardened latches has focused on addressing SEUs and MBUs, but many implementations have suffered from critical design flaws. Some of the most notable previous implementations include:

- DICE Latch: Used for soft-error resilience but fails under multi-bit upsets and lacks self-repair capabilities.
- TMR Latch: Provides triple redundancy for error correction but triples power and area overhead, making it inefficient for low-power devices.
- Quatro Latch: Extends redundancy to four nodes, but lacks an intelligent feedback mechanism for autonomous correction.
- ECC-Based Latches: Implement hamming code for error detection but introduce latency and power overhead, slowing real-time operations.

Existing implementations, including DICE [1], TMR [3], ECC [4], and Quatro [11] latches, use inefficient recovery mechanisms, incomplete fault coverage, lack scalability, and suffer from high power consumption. Recent latch designs using transistor characteristics for mitigating multiple-node upsets [13] or highly reliable low-overhead quadruple-node-upset tolerant designs [12] still face scalability and adaptive-correction challenges. Yet, all of these fail in coping with radiation induced faults on quadruple node upsets (QNU), where four storage nodes want out on time due to radiation. Additionally, none of the former designs was optimized by AI, and especially from the learning of fault pattern and adaptive adjustment of correction parameter, the recovery efficiency can be greatly improved. Moreover, emerging low-cost latch designs capable of multiple-node-upset tolerance [17] still demonstrate performance limitations in scenarios involving quadruple-node upsets. Quadruple-node-upset latch designs based on looped C-element matrices [19] have optimized overhead but lack AI-driven adaptability, restricting their efficiency in dynamic radiation environments. Novel quadruple-node-upset recovery latch designs tailored for harsh radiation environments [28] demonstrated improved resilience but did not integrate AI-driven adaptive recovery mechanisms. Recent triple-node-upset self-recoverable latch designs achieving lower soft error rates [29] still lack the comprehensive coverage necessary for quadruple-node-upset conditions prevalent in extreme radiation environments. Furthermore, self-recovery mechanisms inspired by systems outside electronics, such as electromagnetic vibration self-recovery in mechanical spindles [21], underline the universal appeal of autonomous error-correction solutions.

Issues and Challenges in Fault-Tolerant Latch Designs:

Strong updates have not solved all major problems related to designing fault-tolerant latches. The main obstacles to fault-tolerant latch design are high power-consumption vs. delay trade-offs plus changes from production variation and failure rate reduction under harsh settings. The main issue facing redundant systems is their increased power consumption since added security requires more energy despite its need for battery-powered systems used in space applications. High-performance latches suffer timing loss when performing complicated accuracy checks, a challenge similarly faced in delay-tolerant GPU-based computing frameworks employed in deep learning [22]. The operating conditions of Process Voltage and Temperature change how transistors function and affect the reliability of latches and their power recovery ability. Most previous designs fail to adapt to fabrication inconsistencies, leading to unpredictable behaviour in different semiconductor technology nodes (e.g., 45nm vs. 7nm FinFETs). The final challenge is scalability, as increasing fault tolerance often requires additional circuit complexity, making it impractical for high-density logic circuits in modern computing architectures. While low-cost triple-node-upset self-recovery latch designs have been explored [15], they fail to deliver robust protection against quadruple-node upsets, highlighting the necessity of advanced multi-node redundancy and adaptive feedback mechanisms. Design innovations, including polarity-driven designs [27] and radiation-hardened latches optimized for 32 nm semiconductor processes [30], offer enhanced error immunity yet have not sufficiently addressed the adaptive error-correction capabilities needed for highly variable radiation-induced conditions.

Simulation Tools for Fault-Tolerant Latch Evaluation:

To comprehensively evaluate fault-tolerant latches, researchers have employed various simulation tools that model transistor behaviour, radiation impact, and AI-driven optimization. The most commonly used tools include:

- HSPICE: Used for transistor-level circuit simulation, providing precise analysis of power, delay, and error recovery timing.
- Cadence Virtuoso: A preferred tool for layout-level design, allowing visualization of latch structures at the semiconductor fabrication level.
- Monte Carlo Fault Injection Frameworks: Custom-built in Python or MATLAB, these tools introduce randomized faults to statistically analyse error recovery performance.
- Machine Learning Libraries (TensorFlow, Scikit-Learn): Used to train AI models for predicting fault behaviour and optimizing recovery strategies.
- Synopsys TCAD: For advanced radiation impact modelling, helping to predict SEU rates in various semiconductor technologies.

Each simulation tool plays a crucial role in different aspects of fault evaluation, prediction, and optimization. However, existing simulations often lack AI-driven reinforcement learning

mechanisms, which could further optimize fault recovery in real time.

Methodology

The evaluation methodology for analysing the Quadruple-Node-Upset Self-Recovery Latches (LQNTL) integrates transistor-level simulations, fault injection, and AI-driven optimization and predictive analytics. The comprehensive approach involves multiple sequential stages to ensure a robust and thorough assessment of the latch's fault tolerance, power efficiency, and recovery performance.

Transistor-Level Simulation:

Initially, transistor-level simulations were conducted using HSPICE to model the latch's behaviour at the semiconductor level. LQNTL designs were implemented using both 45nm and 7nm FinFET technologies to reflect contemporary semiconductor standards. Parameters such as voltage supply variations (0.8V to 1.2V), clock frequency (1GHz), and transistor characteristics (e.g., device threshold voltage, subthreshold swing) were varied to evaluate latch robustness under diverse Process-Voltage-Temperature (PVT) conditions.

Monte Carlo Fault Injection:

Monte Carlo simulations were conducted to insert faults randomly into storage nodes of the latch. Thousands of diverse fault scenarios involving random Single Event Upsets (SEUs) and Multiple Bit Upsets (MBUs) were generated to simulate real-world radiation-induced faults. Each injected fault scenario was characterized by varying fault severity, location, and timing, providing a statistically robust dataset for analysis. Outcomes measured included Mean Time to Recovery (MTTR), Soft Error Rate (SER), and recovery success probability.

AI-Driven Fault Analysis:

Machine Learning models, including Random Forests, Support Vector Machines (SVM), and Long Short-Term Memory (LSTM) networks, were utilized for predicting and classifying fault recovery outcomes from the Monte Carlo dataset. The Random Forest model identified critical parameters influencing successful recovery, while SVM effectively differentiated between successful and failed recovery instances. LSTM networks captured sequential fault propagation dynamics, improving the prediction of long-term stability and recovery probability.

Probabilistic and Reinforcement Learning Modelling:

A Hidden Markov Model (HMM) was used to probabilistically model state transitions between stable and fault states. Transition probabilities were derived from extensive simulation data, predicting latch state transitions from stable (S0) to permanent failure (S5). Reinforcement Learning (RL), specifically Proximal Policy Optimization (PPO), was implemented to dynamically adjust self-recovery mechanisms, such as adaptive voting thresholds and refresh rates. The RL agent was trained using thousands of simulated fault scenarios to optimize recovery strategies, focusing on maximizing

recovery probability while minimizing power and delay overhead.

Power-Delay Trade-off and Statistical Validation:

Post-AI analysis, a power-delay trade-off was conducted to assess the practical feasibility of LQNTL, comparing its power consumption against traditional latches. Power Delay Product (PDP) was computed to assess energy efficiency versus fault resilience. Statistical analyses, including correlation heatmaps and comparative visualizations (scatter plots, histograms, violin, and box plots), were used to validate simulation results.

Simulation Framework Flow:

1. **Transistor-Level Simulation:**
   - HSPICE modeling (45nm, 7nm FinFET).
2. **Monte Carlo Fault Injection:**
   - Randomized SEU/MBU faults.
3. **Machine Learning Analysis:**
   - Random Forest, SVM, LSTM modeling.
4. **Probabilistic Modeling (Markov Chain):**
   - State transition analysis.
5. **Reinforcement Learning (RL) Optimization:**
   - PPO algorithm training for adaptive recovery.
6. **Power-Delay Trade-off Analysis:**
   - Performance metrics validation.

Simulation workflow is completely mentioned in the Fig. 1.

Visualization and Evaluation:

Data-driven visualizations included recovery success rate comparisons, MTTR distributions, power consumption histograms, and scatter plots for power-delay assessments, facilitating detailed comparative evaluations between LQNTL and traditional latch designs.

Results

Performance Metrics for Evaluating Fault-Tolerant Latches:

Several key performance metrics are used to assess the effectiveness of fault-tolerant latch designs. The most important metrics include:

- Recovery Success Rate (%): Measures the percentage of faults successfully corrected.




Figure (3): Violin Plot of Recovery Time Graph

- Mean Time to Recovery (MTTR) (ns): Quantifies the average time taken to restore the correct state after a fault occurs.
- Soft Error Rate (SER): Indicates how frequently errors occur per unit of time in a given environment.
- Power Consumption (mW): Evaluates the trade-off between error correction and energy efficiency.




Figure (4): Box Plot of Recovery Time Graph

- Delay Overhead (ps/ns): Analyses the impact of fault-tolerant mechanisms on circuit speed.
- PVT Sensitivity: Assesses how latch performance varies under different process-voltage-temperature conditions.

These metrics help compare the efficiency of LQNTL vs. traditional latches, ensuring a well-rounded evaluation of error resilience, power consumption, and recovery speed. The recovery time distributions for LQNTL and traditional latches are illustrated through violin and box plots in Fig. 3 and Fig. 4, respectively. Whereas the relationship between power consumption and recovery time for LQNTL and traditional latches is highlighted in Fig. 5 and Fig. 6, respectively.




Figure (5): Power VS Recovery Time (LQNTL)




Figure (6): Power VS Recovery Time (Traditional)

Evaluation and Findings

Monte Carlo fault injection simulations, HSPICE circuit level analysis, and as well as AI driven modelling were used to evaluate LQNTL (Latch with Quadruple Node Upset Tolerance and Self Recovery) versus traditional latches by achieving a balance of resilience and performance, power consumption and fault recovery efficiency. The key findings provide relative analysis between LQNTL error resilience and its power consumption overhead. The performance metrics in this section are analysed in detail with visual representation to the best of efforts. Correlation heatmaps of key parameters affecting recovery efficiency for LQNTL and traditional latches are presented in Fig. 7 and Fig. 8, respectively.




Figure (7): Corelation Heatmap of (LQNTL)




Figure (8): Corelation Heatmap of Latch

Recovery Success Rate: Fault Tolerance Superiority:

The first metric that we study is the Recovery Success Rate, that measures the number of faults that LQNTL and standard latches can recover from. It results those traditional latches achieve a much lower success rate (~60%) [3, 4, 5], whereas LQNTL achieves approximately 95% recovery success [5, 26]. This very large different shows that LQNTL's multi feedback redundancy and self-repairing mechanisms are working very well, and even having four nodes fudged together, the system can automatically generate faults and recover data integrity autonomously. Recovery Success Rate Comparison bar graph gives a concise contrast between the two designs. The LQNTL latch, seen in blue, has much higher fault recovery success rate compared to the traditional, seen in red, latch under radiation induced upsets. This finding demonstrates that LQNTL provides far more robust solution to radiation harden computing environment like aerospace, deep space mission and nuclear application. The comparative success rates for fault recovery between LQNTL and traditional latches are illustrated in Fig. 9.




Figure (9): Success rate of LQNTL vs Traditional

Mean Time to Recovery (MTTR) Analysis:

Other important metric is Mean Time to Recovery (MTTR), the average time to bring it back to normal state after fault occurs. In comparison with traditional latches MTTR for LQNTL is decreased very much (~10-12 ns) than traditional latches (~25-30 ns). This is because LQNTL is able to rapidly sense and correct faults with its majority voting (logics) and multi node redundancy mechanisms. This conclusion is further supported by the MTTR distribution plot (shown as a density plot.). Consistently rapid recovery process is indicated by the LQNTL recovery time distribution being tightly clustered around 10–12 ns (blue curve). On the other hand, the traditional latch (red curve) has a wider spread with recovery times reaching from 100ns to more than 100ns in certain cases, indicating its incompatibility to the faults.

The distribution of the traditional latch, however, is clearly multi peaked suggesting that its recovery performance differs from fault to fault and by the severity and location of the fault. In multi storage node case, the recovery incurred by the traditional latch is very high causing delays and failure to 'recover' in most cases. Combined with its ability to rapidly and reliably recover from soft errors, LQNTL is particularly well adapted to high availability systems with catastrophic consequences from soft error downtime. MTTR reduction guarantees a LQNTL based circuits will have a higher overall system uptime, thus eliminating the need of more expensive error correction mechanisms by going to higher levels. Fig. 10 clearly demonstrates the MTTR distribution difference between LQNTL and traditional latch designs.




Figure (10): MTRR Distribution LQNTL vs Traditional

Power Consumption Analysis:

Power efficiency is considered as a crucial factor in the design of the circuit for the low power embedded systems and space applications. Due to higher power usage for the extra redundancy storage nodes and feedback circuits, traditional latches suffer from higher power than LQNTL; however, LQNTL offers much better fault tolerance. This trade of is clearly illustrated in the power consumption density plot. Compared with a traditional latch, the LQNTL latch typically consumes from 1.00, to 1.10 mW (red curve) and from 1.10, to 1.30 mW (blue curve). This is roughly corresponding to increase of 10-20% in power consumption for LQNTL, the power needed to maintain the extra fault tolerance. The advantage of dramatically shorter recovery rates is, however, quite small compared to its relatively small size, as compared to fault tolerance. The interesting observation was that the distribution of power consumption for it is quite uniform, which would mean that there is no change in the power consumption of LQNTL in these scenarios. Traditional latches have high but tight low power distribution as well as very variable recovery times. This just adds further to the underlying assumption that LQNTL makes a teensy amount more power consumption

for fairly predictable and reliable performance. Power consumption histograms comparing LQNTL with traditional latch designs are shown in Fig. 11.




Figure (11): Power Consumption of LQNTL vs Traditional Latch

Power-Delay Trade-off Analysis:

For one of the most important analysis to evaluate the practical viability of LQNTL, power delay trade-off is used. It is desirable to increase the fault resilience but with only minimal reduction in power efficiency. The Power Consumption vs. Recovery Time scatter plot gives us all the insight into this trade off. As shown in the plot below, traditional latches (red points) tend to cluster around lower power points but at very large recovery time ranges from 10 ns to higher than 120 ns. LQNTL (blue points) has always shorter recovery times (less than 20 ns and in some cases lower than 10 ns) but also a little more power consumption than LQNTL (red points). If traditional latches are power efficient, they would also be very unreliable with respect to speed of fault recovery. LQNTL, on the other hand, offers significantly better error recovery with only a moderate power penalty. The primary insight from this plot is that LQNTL for high reliability applications with deterministic performance requirements provides one with a high and quite optimized power delay balance. LQNTL is consistent in its recoveries times, so therefore, LQNTL is able to give predictable system performance, but latches are inconsistent with their time delays, which may result in serious computational errors in time sensitive software. A comprehensive comparison of the power-delay trade-off for LQNTL versus traditional latches is shown in Fig. 12.




Figure (12): Power Delay: LQNTL vs Traditional Latch

Statistical Validation and Design Implications:

Data results statistically give strong support to LQNTL's better fault tolerance and reliability. An analysis of t-tests and variance of analysis shows:

- The statistically significant difference ($p < 0.01$) of the success rate of recovery of LQNTL in comparison to traditional latches.
- The traditional latches yield a markedly lower mean of recovery time than LQNTL and the confidence interval evidences that the improvement is stable.
- The rise in power consumption is well within an acceptable range and LQNTL shows promise in being a good solution to unreliable and power sensitive applications.

As such, they have important implications for the design of future fault tolerant circuits. In addition, LQNTL based circuits can be deployed for use in environments that are characterized by high occurrence of radiation induced upsets, and application of such circuits allows the system to be more reliable without additional power consumption. Furthermore, LQNTL is applied to autonomous systems and critical infrastructures, in which errors may not cause the downtime since it needs to ensure continuous operation with little or controlled disruption.

Conclusion: The Future of Fault-Tolerant Latch Design

Laboratory measurements demonstrate LQNTL provides quadruple-node upsets defence twice better than basic latches in our experiments. LQNTL improves the overall system stability by taking on 10-20% more power to enhance error prevention. The LQNTL solution helps critical applications work better during hardware problems and radiation exposure on state-of-the-art processors. Future studies

should explore methods to decrease power consumption, adaptive power management, neuromorphic-inspired fault prediction, and quantum error correction techniques integrated with LQNTL technology [5, 26]. For commercial and military use. LQNTL stands as a new latch technology that delivers extraordinary dependability while offering fast switching and using less power to power next-generation reliable computers.

1. Future Work and Research Directions:

Enhancing fault-tolerant latches requires developers to reduce energy use while perfecting automated fixing using AI and making systems operate across different manufacturing conditions. A major development would be using AI systems to study past failure records and predict when future issues are likely to happen. The system automatically makes needed timing and redundancy changes based on current operational conditions. Neuromorphic computing can create latching circuits that learn and develop error fixes by adapting today. Our analyses should continue by looking at ways to adjust power efficiency when no problems occur through voltage control and desired redundancy specifications. Researchers should create links between different computing layers through hardware-software designs, potentially leveraging autonomous self-healing techniques inspired by cybersecurity self-recovery mechanisms [20], to enhance total system reliability. To enhance total system reliability this approach would bring LQNTL into memory controllers and bring computer architecture and network-on-chip elements to work together with higher-level error management methods. Recent breakthroughs in quantum computing and nanoelectronics provide chances for dependable new architecture designs since quantum hardware rejects errors due to quantum decoherence. LQNTL-motivated technology for quantum and spintronic computers improves radiation-resistant and power-efficient systems development. Future research may also investigate secure self-recovery and verification techniques analogous to watermarking schemes [23] to ensure latch integrity against unauthorized data manipulation.

Reference

1. Hatefinasab, S. et al. (2022) “Highly reliable quadruple-node upset-tolerant D-latch,” IEEE access: practical innovations, open solutions, 10, pp. 31836–31850. Available at: https://doi.org/10.1109/access.2022.3160448.
2. Yan, A. et al. (2023) “Designs of two quadruple-node-upset self-recoverable latches for highly robust computing in harsh radiation environments,” IEEE transactions on aerospace and electronic systems, 59(3), pp. 2885–2897. Available at: https://doi.org/10.1109/taes.2022.3219372.
3. Yan, A. et al. (01 Jan-March 2022) “Novel quadruple-node-upset-tolerant latch designs with optimized overhead for reliable computing in harsh radiation environments,” IEEE transactions on emerging topics in computing, 10(1), pp. 404–413. Available at: https://doi.org/10.1109/tetc.2020.3025584.

4. Hao, L. et al. (2024) "Low-cost and highly robust quadruple node upset tolerant latch design," IEEE transactions on very large scale integration (VLSI) systems, 32(5), pp. 883–896. Available at: https://doi.org/10.1109/tvlsi.2024.3357312.
5. Huang, Z. et al. (2024) "NEST: A quadruple-node upset recovery latch design and algorithm-based recovery optimization," IEEE transactions on aerospace and electronic systems, 60(4), pp. 4590–4600. Available at: https://doi.org/10.1109/taes.2024.3379962.
6. Yan, A. et al. (2025) "Cost-optimized and highly robust latches providing complete quadruple-node-upset tolerance and recovery with algorithm based verifications," IEEE transactions on aerospace and electronic systems, PP (99), pp. 1–14. Available at: https://doi.org/10.1109/taes.2024.3525448.
7. Alkady, G.I. et al. (2022) "Single event upset and single event transient detection in FPGA-based search and rescue systems," in 2022 11th Mediterranean Conference on Embedded Computing (MECO). IEEE, pp. 1–5.
8. Sit, M.A., Koylu, C. and Demir, I. (2020) "Identifying disaster-related tweets and their semantic, spatial and temporal context using deep learning, natural language processing and spatial analysis: a case study of Hurricane Irma," in Social Sensing and Big Data Computing for Disaster Management. Routledge, pp. 8–32.
9. Liu, S. et al. (2022) "A polarity-driven radiation-hardened latch design for single event upset tolerance," in 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). IEEE, pp. 1–6.
10. Peng, C. et al. (2020) "A triple-thresholds pavement crack detection method leveraging random structured forest," Construction and building materials, 263(120080), p. 120080. Available at: https://doi.org/10.1016/j.conbuildmat.2020.120080.
11. Xu, H. et al. (2023) "LQNTL: Low-overhead quadruple-node-upset self-recovery latch based on triple-mode redundancy," Integration (Amsterdam, Netherlands), 91, pp. 126–135. Available at: https://doi.org/10.1016/j.vlsi.2023.03.008.
12. Xu, H. et al. (2024) "A highly reliable and low-overhead quadruple-node-upset tolerant latch design," Microelectronics and reliability, 157(115413), p. 115413. Available at: https://doi.org/10.1016/j.microrel.2024.115413.
13. Xu, H., Liu, C., et al. (2024) "Hardened latch designs based on the characteristic of transistor for mitigating multiple-node-upsets in harsh radiation environments," Microelectronics Journal, 143(106031), p. 106031. Available at: https://doi.org/10.1016/j.mejo.2023.106031.
14. Li, Q. et al. (2020) "Self-recovery tolerance latch design based on the radiation mechanism," IEEE access: practical innovations, open solutions, 8, pp. 220152–220164. Available at: https://doi.org/10.1109/access.2020.3040189.

15. Huang, Z. et al. (2021) "LC-TSL: A low-cost triple-node-upset self-recovery latch design based on heterogeneous elements for 22 nm CMOS," Microelectronics, 117(105281), p. 105281. Available at: https://doi.org/10.1016/j.mejo.2021.105281.
16. Peng, C. et al. (2024) "High-performance latch designs of double-node-upset self-recovery and triple-node-upset tolerance for aerospace applications," IEEE transactions on aerospace and electronic systems, 60(5), pp. 6550–6561. Available at: https://doi.org/10.1109/taes.2024.3406311.
17. Li, H., Zhao, X. and Li, J. (2025) "Design of self-recovering low-cost multiple-node-upset-tolerant latch," Integration (Amsterdam, Netherlands), 101(102342), p. 102342. Available at: https://doi.org/10.1016/j.vlsi.2024.102342.
18. Kumar, S. and Mukherjee, A. (2022) "A triple-node upset self-healing latch for high speed and robust operation in radiation-prone harsh-environment," Microelectronics and reliability, 139(114857), p. 114857. Available at: https://doi.org/10.1016/j.microrel.2022.114857.
19. Huang, Z. et al. (2023) "Overhead optimized and quadruple-node-upset self-recoverable latch design based on looped C-element matrix," IEEE transactions on aerospace and electronic systems, 59(6), pp. 9357–9367. Available at: https://doi.org/10.1109/taes.2023.3316998.
20. Singh, H.K. et al. (2024) "Self-healing email systems: Autonomous recovery from cyber attacks," in 2024 International Conference on Knowledge Engineering and Communication Systems (ICKECS). IEEE, pp. 1–4.
21. Pan, X. et al. (2023) "Radial electromagnetic type unbalance vibration self-recovery regulation system for high-end grinding machine spindles," Frontiers of Mechanical Engineering, 18(3). Available at: https://doi.org/10.1007/s11465-023-0763-1.
22. Thanasekhar, B. et al. (2019) "Fault and delay tolerance in deep learning framework under GPU," in 2019 11th International Conference on Advanced Computing (ICoAC). IEEE, pp. 139–146.
23. Garcia Freitas, P., Rigoni, R. and Farias, M.C.Q. (2016) "Secure self-recovery watermarking scheme for error concealment and tampering detection," Journal of the Brazilian Computer Society, 22(1). Available at: https://doi.org/10.1186/s13173-016-0046-3.
24. Tsang, G. and Xie, X. (2021) "Deep learning based sepsis intervention: The modelling and prediction of severe sepsis onset," in 2020 25th International Conference on Pattern Recognition (ICPR). IEEE, pp. 8671–8678.
25. Zhou, J. and Xu, H. (2023) A cross-coupled interlocked-storage-cells- based quadruple-node upsets self-recover- able latch design, Jos.ac.cn. Available at: http://arxiv.jos.ac.cn/fileJOSARXIV/journal/article/jos/arXiv/PDF/2021/12/00041.PDF

26. He, L. et al. (2024) "A low-cost quadruple-node-upsets resilient latch design," IEEE transactions on very large scale integration (VLSI) systems, 32(10), pp. 1930–1939. Available at: https://doi.org/10.1109/tvlsi.2024.3430224.
27. Hao, L., Zhang, X., et al. (2024) "Soft-error-immune quadruple-node-upset tolerant latch based on polarity design and source-isolation technologies," IEEE transactions on very large scale integration (VLSI) systems, 32(4), pp. 597–608. Available at: https://doi.org/10.1109/tvlsi.2023.3342982.
28. Yan, A., Zhou, C., et al. (2023) "Design of a novel latch with quadruple-node-upset recovery for harsh radiation hardness," in 2023 IEEE International Test Conference in Asia (ITC-Asia). IEEE, pp. 1–6.
29. Hao, L. et al. (2025) "A low-cost and triple-node-upset self-recoverable latch design with low soft error rate," IEEE transactions on very large scale integration (VLSI) systems, PP (99), pp. 1–10. Available at: https://doi.org/10.1109/tvlsi.2025.3528199.
30. Huang, Z., Chen, X., et al. (2024) "Design of radiation hardened latch with low delay and tolerance of quadruple-node-upset in 32 nm process," Microelectronics Journal, 153(106428), p. 106428. Available at: https://doi.org/10.1016/j.mejo.2024.106428.